The design and optimization of high-performance, double-poly self-aligned p-n-p technology
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (6) , 1410-1418
- https://doi.org/10.1109/16.81633
Abstract
No abstract availableThis publication has 31 references indexed in Scilit:
- The implementation of a reduced-field profile design for high-performance bipolar transistorsIEEE Electron Device Letters, 1990
- Explosion of poly-silicide links in laser programmable redundancy for VLSI memory repairIEEE Transactions on Electron Devices, 1989
- Measurement of electron lifetime, electron mobility and band-gap narrowing in heavily doped p-type siliconPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Minority-carrier diffusion coefficients and mobilities in siliconIEEE Electron Device Letters, 1985
- A simplified fully implanted bipolar VLSI technologyIEEE Transactions on Electron Devices, 1983
- 1.25 /spl mu/m Deep-Groove-Isolated Self-Aligned Bipolar CircuitsIEEE Journal of Solid-State Circuits, 1982
- Resistivity‐Dopant Density Relationship for Phosphorus‐Doped SiliconJournal of the Electrochemical Society, 1980
- Heavy doping effects in p-n-p bipolar transistorsIEEE Transactions on Electron Devices, 1980
- Evaluation of electron injection current density in p-layers for injection modeling of I/sup 2/LIEEE Journal of Solid-State Circuits, 1977
- Interactions in Sequential Diffusion Processes in SemiconductorsJournal of Applied Physics, 1968