SRAM bitline circuits on PD SOI: advantages and concerns
- 1 June 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (6) , 837-844
- https://doi.org/10.1109/4.585285
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A 1-M bit SRAM on SIMOX materialPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Floating body effects in partially-depleted SOI CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Suppression of the SOI floating-body effects by linked-body device structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SOIAS: dynamically variable threshold SOI with active substratePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFETsIEEE Electron Device Letters, 1996
- Measurement of transient effects in SOI DRAM/SRAM access transistorsIEEE Electron Device Letters, 1996
- On the transient operation of partially depleted SOI NMOSFET'sIEEE Electron Device Letters, 1995
- A room temperature 0.1 μm CMOS on SOIIEEE Transactions on Electron Devices, 1994