Measurement of transient effects in SOI DRAM/SRAM access transistors
- 1 May 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 17 (5) , 193-195
- https://doi.org/10.1109/55.491826
Abstract
Bitline-induced transient effects in access transistors pose a problem in SOI DRAM and SRAM cells. The floating-body potential is affected by the bitline so changes in the bitline potential may upset the charge stored in the memory cell. Transient effects in SOI access transistors are measured versus the time the bitline is at high voltage, and V/sub DD/ for fully- and partially-depleted SOI devices. Bulk devices show no bitline-induced transient effects. Measurements show that the magnitude of the charge upset can be large enough to disturb the charge stored in DRAM and SRAM cells. Measurements also show that for any substantial upsets to occur, the time the bitline has to be at high voltage is on the order of milliseconds. Although the effect of bitline transitions is cumulative, the amount of charge upset when the bitline switches rapidly (i.e., millisecond periods) is shown to be negligible. Thus, proper design of SRAM upset-charge protection and DRAM refresh time should circumvent this problem.Keywords
This publication has 5 references indexed in Scilit:
- Recent advances in SOI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accounting for experimentally observed transients in simulation of partially-depleted SOI MOSFET'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transient behavior of the kink effect in partially-depleted SOI MOSFET'sIEEE Electron Device Letters, 1995
- Measurements of leakage currents and the capacitance of the storage capacitor in a single DRAM cellIEEE Transactions on Electron Devices, 1994
- A room temperature 0.1 μm CMOS on SOIIEEE Transactions on Electron Devices, 1994