Novel reciprocal and square-root VLSI cell: architecture and application to signal processing
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15206149,p. 1201-1204 vol.2
- https://doi.org/10.1109/icassp.1991.150598
Abstract
A novel high-speed cell, capable of performing a square-root or a reciprocal function in two clock cycles, is presented. Its performance signifies an estimated three-fold increase in speed over existing approaches. Furthermore, since both functions are performed on the same cell, an area advantage of a factor of two is realized. The cell therefore has a figure of merit of six. The underlying principle used is second order interpolation which leads simultaneously to high accuracy and a very small ROM table. The statistical performance of the cell is presented. The application of the new cell is demonstrated by its use in two systolic architectures, namely an L-U decomposition architecture and a Cholesky decomposition architecture.Keywords
This publication has 6 references indexed in Scilit:
- Systolic L-U decomposition array with a new reciprocal cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design and programming of a flexible, cost-effective systolic array cell for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- A systolic realization for 2-D digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Systolic implementation on Kalman filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- The LU decomposition theorem and its implications to the realization of two-dimensional digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1985
- A New Class of Digital Division MethodsIRE Transactions on Electronic Computers, 1958