Design of evolvable hardware using adaptive simulated annealing
- 10 December 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Design and Optimization of Combinational Digital Circuits Using Modified Evolutionary AlgorithmPublished by Springer Nature ,2004
- Evolutionary multiobjective design of combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of combinational logic circuits through an evolutionary multiobjective optimization approachArtificial Intelligence for Engineering Design, Analysis and Manufacturing, 2002
- Optimization by Simulated AnnealingScience, 1983
- Minimization of Boolean Functions*Bell System Technical Journal, 1956
- A Way to Simplify Truth FunctionsThe American Mathematical Monthly, 1955
- The map method for synthesis of combinational logic circuitsTransactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics, 1953