A 400 ps bipolar 18 bit RALU using advanced PSA
- 1 October 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 15 (5) , 802-808
- https://doi.org/10.1109/JSSC.1980.1051474
Abstract
Describes a bipolar 18 bit register arithmetic logic unit (RALU) with 1300-gate complexity using an advanced bipolar process named Advanced PSA (APSA). The high-performance of the Advanced PSA transistor has made it possible to achieve a 400 ps delay time with 2.5 mW for a basic low level CML (LCML) circuit. The read-modify-write cycle time is 7 ns in an 18-bit ALU operation. Furthermore, with four RALU chips, a 72-bit ALU can be set up to operate at 100 MHz owing to the improved logic implementation. A 132 pin gang-lead bonding is employed for this LSI.Keywords
This publication has 7 references indexed in Scilit:
- A Low-Power Frequency Divider with a New Swallowing Technique for FM ReceiverIEEE Transactions on Consumer Electronics, 1979
- A new polysilicon process for a bipolar device—PSA technologyIEEE Transactions on Electron Devices, 1979
- A new polysilicon process for a bipolar device-PSA technologyIEEE Journal of Solid-State Circuits, 1979
- An advanced PSA process for high speed bipolar VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- PSA-a new approach for bipolar LSIIEEE Journal of Solid-State Circuits, 1978
- A 4K static bipolar TTL RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- An Integral Charge Control Model of Bipolar TransistorsBell System Technical Journal, 1970