Accumulator-based BIST approach for stuck-open and delay fault testing
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 431-435
- https://doi.org/10.1109/edtc.1995.470360
Abstract
In this paper a novel accumulator-based Built-In Self Test (BIST) method for complete two-pattern test generation is presented. Complete two-pattern testing has been proposed for stuck-open and delay testing. The proposed scheme is very attractive for a wide range of circuits based on data-path architectures with arithmetic units, or with accumulators containing binary adders. Our method generates all 2/sup n/(2/sup n/-1) distinct two-pattern pairs for a n-input circuit under test within 2/sup n/(2/sup n/-1) clock cycles. The proposed method can be easily modified to generate complete two-pattern tests for circuits having k, (kn) inputs, within 2/sup k/(2/sup k/-1) clock cycles. Thus, this method is well-suited for circuits consisting of several modules with different number of inputs.Keywords
This publication has 6 references indexed in Scilit:
- TWO-PATTERN TEST CAPABILITIES OF AUTONOMOUS TPG CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new BIST approach for delay fault testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- BIST test pattern generators for stuck-open and delay testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A flexible module library for custom DSP applications in a multiprocessor environmentIEEE Journal of Solid-State Circuits, 1990
- Built-In Self-Test TechniquesIEEE Design & Test of Computers, 1985
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978