A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display

Publisher Website

7 November 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/isscc.2000.839776

Abstract

No abstract available

This publication has 4 references indexed in Scilit:

A 4.25-Gb/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture
IEEE Journal of Solid-State Circuits, 1998
Clock/data recovery PLL using half-frequency clock
IEEE Journal of Solid-State Circuits, 1997
A semidigital dual delay-locked loop
IEEE Journal of Solid-State Circuits, 1997
A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code
IBM Journal of Research and Development, 1983