Coded time-symbolic simulation using shared binary decision diagram

This publication has 6 references indexed in Scilit:

• A fast timing verification method based on the independence of units
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Shared binary decision diagram with attributed edges for efficient Boolean function manipulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Time-symbolic simulation for accurate timing verification of asynchronous behavior of logic circuits
  Published by Association for Computing Machinery (ACM) ,1989
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Symbolic Simulation for Correct Machine Design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Diagnosis & Reliable Design of Digital Systems
  Published by Springer Nature ,1976