A complete GaAs HEMT single chip data receiver for 40 Gbit/s data rates
- 1 January 1998
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10647775,p. 55-58
- https://doi.org/10.1109/gaas.1998.722624
Abstract
Using our 0.2 /spl mu/m AlGaAs-GaAs-AlGaAs quantum well HEMT technology, we have designed, manufactured and characterized a single chip comprising a clock recovery, a data decision and a 2:4 demultiplexer circuit. The chip is able to receive a data stream of 40 Gbit/s and converts it into a four bit parallel data signal. The results presented here have been measured on wafer.Keywords
This publication has 7 references indexed in Scilit:
- 40 Gbit/s unrepeatered optical transmission over148 km by electrical time division multiplexing and demultiplexingElectronics Letters, 1997
- 20-40 Gb/s 0.2-/spl mu/m GaAs HEMT chip set for optical data receiverIEEE Journal of Solid-State Circuits, 1997
- 40 Gbit/s, fully-integrated 1:2 demultiplexer ICusing InAlAs/InGaAs/InP HEMTsElectronics Letters, 1997
- 40 and 20 Gbit/s monolithic integrated clock recoveryusing a fully-balanced narrowband regenerative frequency divider with 0.2 µmAlGaAs/GaAs HEMTsElectronics Letters, 1996
- Low power data decision IC for 20–40 Gbit/sdata links using 0.2 µm AlGaAs/GaAs HEMTsElectronics Letters, 1996
- 46 Gbit/s multiplexer and 40 Gbit/s demultiplexerIC modules using InAlAs/InGaAs/InP HEMTsElectronics Letters, 1996
- 30 GHz static frequency divider using a0.2 µm AlGaAs/GaAs/AlGaAs HEMT technologyElectronics Letters, 1995