A system-level co-verification environment for ATM hardware design
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 424-428
- https://doi.org/10.1109/date.1998.655892
Abstract
Common approaches to hardware implementation of networking components start at the VHDL level and are based on the creation of regression test benches to perform simulative validation of functionality. The time needed to develop test benches has proven to be a significant bottleneck with respect to time-to-market requirements. In this paper, we describe the coupling of a telecommunication network simulator with a VHDL simulator and a hardware test board. This co-verification approach enables the designer of hardware for networking components to verify the functional correctness of a device under test against the corresponding algorithmic description and to perform functional chip verification by reusing test benches from a higher level of abstraction.Keywords
This publication has 10 references indexed in Scilit:
- Design challenges of high speed ATM communication ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exploiting functional dependencies in finite state machine verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Binary decision diagrams and beyond: enabling technologies for formal verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Verification of electronic systemsPublished by Association for Computing Machinery (ACM) ,1996
- Embedded system designDesign Automation for Embedded Systems, 1996
- Rapid digital system prototyping: current practice, future challengesIEEE Design & Test of Computers, 1996
- Simulation software for communications networks: the state of the artIEEE Communications Magazine, 1994
- Synchronization mechanisms for distributed event-driven computationACM Transactions on Modeling and Computer Simulation, 1992
- Virtual timeACM Transactions on Programming Languages and Systems, 1985
- Distributed Simulation: A Case Study in Design and Verification of Distributed ProgramsIEEE Transactions on Software Engineering, 1979