Binary decision diagrams and beyond: enabling technologies for formal verification

This publication has 22 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Edge-valued binary decision for multi-level hierarchical verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Multilevel logic synthesis based on functional decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Efficient construction of binary moment diagrams for verifying arithmetic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Hybrid decision diagrams. Overcoming the limitations of MTBDDs and BMDs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient OBDD-Based Boolean Manipulation in CAD Beyond Current Limits
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Efficient Boolean manipulation with OBDD's can be extended to FBDD's
  IEEE Transactions on Computers, 1994
• EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Efficient representation and manipulation of switching functions based on ordered Kronecker functional decision diagrams
  Published by Association for Computing Machinery (ACM) ,1994
• Spectral transforms for large boolean functions with applications to technology mapping
  Published by Association for Computing Machinery (ACM) ,1993