Verification of a Second-Generation 32-Bit Microprocessor

This publication has 4 references indexed in Scilit:

• Design Verification and Testing of the WE 32100 CPUs
  IEEE Design & Test of Computers, 1984
• Synchronous Path Analysis in MOS Circuit Simulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• A dense gate matrix layout method for MOS VLSI
  IEEE Transactions on Electron Devices, 1980
• MOTIS-An MOS timing simulator
  IEEE Transactions on Circuits and Systems, 1975