Synchronous Path Analysis in MOS Circuit Simulator
- 1 January 1982
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A Timing Verification System Based on Extracted MOS/VLSI Circuit ParametersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Hierarchical Design Verification for Large Digital SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A Critical Path Delay Check SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980
- A mixed-mode simulatorPublished by Association for Computing Machinery (ACM) ,1980
- Verification of timing constraints on large digital systemsPublished by Association for Computing Machinery (ACM) ,1980
- Design Verification and Performance AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978