GENIE: A Generalized Array Optimizer for VLSI Synthesis

This publication has 10 references indexed in Scilit:

• PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2010
• Gate Matrix Layout
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• The TimberWolf placement and routing package
  IEEE Journal of Solid-State Circuits, 1985
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Optimization by Simulated Annealing
  Science, 1983
• An Algorithm for Optimal PLA Folding
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
• PAOLA: A Tool for Topological Optimization of Large PLAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• A High Density Programmable Logic Array Chip
  IEEE Transactions on Computers, 1979
• An Introduction to Array Logic
  IBM Journal of Research and Development, 1975
• Large Scale Integration of MOS Complex Logic: A Layout Method
  IEEE Journal of Solid-State Circuits, 1967