Active management of data caches by exploiting reuse information
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 48 (11) , 1244-1259
- https://doi.org/10.1109/12.811113
Abstract
As microprocessor speeds continue to outpace memory subsystems in speed, minimizing average data access time grows in importance. Multilateral caches afford an opportunity to reduce the average data access time by active management of block allocation and replacement decisions. We evaluate and compare the performance of traditional caches and multilateral caches with three active block allocation schemes: MAT, NTS, and PCS. We also compare the performance of NTS and PCS to multilateral caches with a near-optimal, but nonimplementable policy, pseudo-opt, that employs future knowledge to achieve both active allocation and active replacement. NTS and PCS are evaluated relative to pseudo-opt with respect to miss ratio, accuracy of predicting reference locality, actual usage accuracy, and tour lengths of blocks in the cache. Results show the multilateral schemes do outperform traditional cache management schemes, but fall short of pseudo-opt; increasing their prediction accuracy and incorporating active replacement decisions would allow them to more closely approach pseudo-opt performance.Keywords
This publication has 17 references indexed in Scilit:
- Reducing conflicts in direct-mapped caches with a temporality-based designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PA7200: a PA-RISC processor with integrated high performance MP bus interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On effective data supply for multi-issue processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The bi-mode branch predictorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The cache injection/cofetch architecture: initial performance evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Utilizing reuse information in data cache managementPublished by Association for Computing Machinery (ACM) ,1998
- A modified approach to data cache managementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- A data cache with multiple caching strategies tuned to different types of localityPublished by Association for Computing Machinery (ACM) ,1995
- An effective on-chip preloading scheme to reduce data access penaltyPublished by Association for Computing Machinery (ACM) ,1991