Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs

This publication has 1 reference indexed in Scilit:

• Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002