On synthesizing optimal family of linear systolic arrays for matrix multiplication
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (6) , 770-774
- https://doi.org/10.1109/12.90254
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- On mapping algorithms to linear and fault-tolerant systolic arraysIEEE Transactions on Computers, 1989
- Optimal Graph Algorithms on a Fixed-Size Linear ArrayIEEE Transactions on Computers, 1987
- Modular Matrix Multiplication on a Linear ArrayIEEE Transactions on Computers, 1984
- Wafer-scale integration and two-level pipelined implementations of systolic arraysJournal of Parallel and Distributed Computing, 1984
- Automatic synthesis of systolic arrays from uniform recurrent equationsPublished by Association for Computing Machinery (ACM) ,1984
- Information Transfer in Distributed Computing with Applications to VLSIJournal of the ACM, 1984