On properties of algebraic transformation and the multifault testability of multilevel logic
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. c21, 422-425
- https://doi.org/10.1109/iccad.1989.76983
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- On the design of robust multiple fault testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Verification algorithms for VLSI synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- On the Design of Logic Networks with Redundancy and Testability ConsiderationsIEEE Transactions on Computers, 1974
- Detection of Multiple Faults in Combinational Logic NetworksIEEE Transactions on Computers, 1972