Solder joint fatigue models: review and applicability to chip scale packages