A Flexible Hardware Encoder for Low-Density Parity-Check Codes
- 23 December 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 101-111
- https://doi.org/10.1109/fccm.2004.4
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Approximate-min* constraint node updating for ldpc code decodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Construction of irregular LDPC codes with low error floorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation-oriented (3, k)-regular low-density parity-check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Art of Error Correcting CodingPublished by Wiley ,2002
- Efficient encoding of low-density parity-check codesIEEE Transactions on Information Theory, 2001
- Efficient erasure correcting codesIEEE Transactions on Information Theory, 2001
- Low-Density Parity-Check CodesPublished by MIT Press ,1963
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962