Compilation tools for run-time reconfigurable designs
- 23 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes a framework and tools for automating the production of designs which can be partially reconfigured at run time. The tools include: a partial evaluator, which produces configuration files for a given design, where the number of configurations can be minimised by a process, known as compile-time sequencing; an incremental configuration calculator, which takes the output of the partial evaluator and generates an initial configuration file and incremental configuration files that partially update preceding configurations; and a tool which further optimises designs for FPGAs supporting simultaneous configuration of multiple cells. While many of our techniques are independent of the design language and device used, our tools currently target Xilinx 6200 devices. Simultaneous configuration, for example, can be used to reduce the time for reconfiguring an adder to a subtractor from time linear with respect to its size to constant time at best and logarithmic time at worst.Keywords
This publication has 11 references indexed in Scilit:
- Data-folding in SRAM configurable FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hardware-software codesign of multidimensional programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A declarative approach to incremental custom computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design methodologies for partially reconfigured systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A simulation tool for dynamically reconfigurable field programmable gate arraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996
- A framework for developing parametrised FPGA librariesPublished by Springer Nature ,1996
- Modelling and optimising run-time reconfigurable systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- The XC6200 FastMap™ processor interfacePublished by Springer Nature ,1995
- Implementation approaches for reconfigurable logic applicationsPublished by Springer Nature ,1995
- Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arraysPublished by Springer Nature ,1995