Low power storage exploration for H.263 video decoder
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We describe a power exploration methodology for data-dominated applications using a H.263 video decoding demonstrator application. The starting point for our exploration is a C specification of the video decoder, available in the public domain from Telenor Research. We have transformed the data transfer scheme in the specification and have optimized the distributed memory organization. This results in a memory architecture with significantly reduced power consumption. For the worst-case mode using predicted and bi-directional (PB) frames, memory power consumption is reduced by a factor of 9. To achieve these results, we make use of our formalized high-level memory management methodology, partly supported in our ATOMIUM environment.Keywords
This publication has 7 references indexed in Scilit:
- Global communication and memory optimizing transformations for low power signal processing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimization of memory organization and hierarchy for decreased size and power in video and image processing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of pipelined DSP accelerators with dynamic schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single chip videophone video encoder/decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trends in low-power RAM circuit technologiesProceedings of the IEEE, 1995
- VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decodingIEEE Transactions on Circuits and Systems for Video Technology, 1995
- A Fast Computational Algorithm for the Discrete Cosine TransformIEEE Transactions on Communications, 1977