A WSI oriented two dimensional systolic array for FFT
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 11, 2155-2158
- https://doi.org/10.1109/icassp.1986.1168627
Abstract
We consider a new architecture for a WSI (Wafer Scale Integration) oriented FFT processor. A two dimensional systolic array and a parallel FFT algorithm are proposed. The most significant problems are communications, reconfiguration and integrity. Considerations for those problems on WSI are presented. Our new algorithm enables computations of the FFT in parallel in any stage without multidimensional interconnections. Expected performance of the proposed architecture is also discussed.Keywords
This publication has 2 references indexed in Scilit:
- Experience with the CMU Programmable Systolic ChipPublished by Springer Nature ,1985
- Wafer-scale integration of systolic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982