Analysis of multi-process VHDL specifications with a Petri net model
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Compiling VHDL into a high-level synthesis design representationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Princeton University behavioral synthesis systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level synthesis from VHDL with exact timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Assignment of global memory elements for multi-process VHDL specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- VHDL as input for high-level synthesisIEEE Design & Test of Computers, 1991
- Analyse von Petri-Netz-ModellenPublished by Springer Nature ,1990
- A maximum pipelined CORDIC architecture for inverse kinematic position computationIEEE Journal on Robotics and Automation, 1987