Abstract
This paper describes work at TI on a scan testarchitecture that provides test connectivity,communication, and control of embedded cores withinsystem ICs. Low power scan testing and hierarchicalreuse are also provided by the test architecture.

This publication has 1 reference indexed in Scilit: