A structured and scalable mechanism for test access to embedded reusable cores
Top Cited Papers
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 284-293
- https://doi.org/10.1109/test.1998.743166
Abstract
The main objective of core-based IC design is improvement of design efficiency and time-to-market. In order to prevent test development from becoming the bottleneck in the entire development trajectory, reuse of pre-computed tests for the reusable pre-designed cores is mandatory. The core user is responsible for translating the test at core level into a test at chip level. A standardized test access mechanism eases this task, therefore contributing to the plug-n-play character of core-based design. This paper presents the concept of a structured test access mechanism for embedded cores. Reusable IP modules are wrapped in a TESTSHELL. Test data access from chip pins to TESTSHELL and vice versa is provided by the TESTRAIL, while the operation of the TESTSHELL is controlled by a dedicated test control mechanism (TCM). Both TESTRAIL as well as TCM are standardized, but open for extensions.Keywords
This publication has 8 references indexed in Scilit:
- Testability and test protocol expansion in hierarchical macro testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct access test scheme-design of block and core cells for embedded ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scan chain design for test time reduction in core-based ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hierarchical test access architecture for embedded cores in an integrated circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An IEEE 1149.1 based test access architecture for ICs with embedded coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low overhead design for testability and test generation technique for core-based systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing systems on a chipIEEE Spectrum, 1996
- Boundary-Scan TestPublished by Springer Nature ,1993