A low overhead design for testability and test generation technique for core-based systems
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Hierarchical Test Generation And Design For Testability Of ASPPs and ASIPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A design for testability technique for RTL circuits using control/data flow extractionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROOFS: a fast, memory efficient sequential circuit fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing systems on a chipIEEE Spectrum, 1996
- Blocking in a system on a chipIEEE Spectrum, 1996
- Synthesis of application specific instruction setsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Test generation for data-path logic: the F-path methodIEEE Journal of Solid-State Circuits, 1988