Hierarchical Test Generation And Design For Testability Of ASPPs and ASIPs
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 534-539
- https://doi.org/10.1109/dac.1997.597205
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Concurrent analysis techniques for data path timing optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic test sequence compaction for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A design for testability technique for RTL circuits using control/data flow extractionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Genesis: a behavioral synthesis system for hierarchical testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROOFS: a fast, memory efficient sequential circuit fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Retargetable Self-Test Program Generation Using Constraint Logic ProgrammingProceedings of the 39th conference on Design automation - DAC '02, 1995
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981