Single-Layer Routing for VLSI: Analysis and Algorithms
- 1 October 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 2 (4) , 246-259
- https://doi.org/10.1109/tcad.1983.1270042
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Double‐row planar routing and permutation layoutNetworks, 1982
- A Bus Router for IC LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Computation of Power Supply Nets in VLSI LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- An algorithm for single-row routing with prescribed street congestionsIEEE Transactions on Circuits and Systems, 1980
- On optimum single-row routingIEEE Transactions on Circuits and Systems, 1979
- Mathematical models for the circuit layout problemIEEE Transactions on Circuits and Systems, 1976
- Theory of multiplace graphsIEEE Transactions on Circuits and Systems, 1975
- Efficient Planarity TestingJournal of the ACM, 1974
- On the mathematical formulation of the wiring problemInternational Journal of Circuit Theory and Applications, 1973
- A Proper Model for Testing the Planarity of Electrical CircuitsBell System Technical Journal, 1973