WASP: a wafer-scale massively parallel processor
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The new decade (1990-2000) heralds the age of very powerful compute-, graphics- and information-servers, based on Massively Parallel Processors (mppS), capable of TOPS (Tera Operations-Per-Second) performance in networked scientific, engineering, knowledge-base and artificial intelligence applications. This paper describes a WSI associative string processor (WASP) in CMOS fault-tolerant WSI MPP architecture which satisfies both the architectural and engineering requirements outlined and, thereby, offers a step-function improvement in cost-effectiveness compared with first-generation MPPs.Keywords
This publication has 4 references indexed in Scilit:
- WASP: a WSI associative string processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance of the ASP on the DARPA architecture benchmarkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ASP modules: cost-effective building-blocks for real-time DSP systemsJournal of Signal Processing Systems, 1989
- ASP: a cost-effective parallel microcomputerIEEE Micro, 1988