A hybrid fault simulator for synchronous sequential circuits
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- FAST-SC: Fast Fault Simulation in Synchronous Sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Boolean minimization and algebraic factorization procedures for fully testable sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HOPE: an efficient parallel fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parallel sequence fault simulation for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault simulation for synchronous sequential circuits under the multiple observation time testing approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PARIS: a parallel pattern fault simulator for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient implementation of a BDD packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the OBDD-representation of general Boolean functionsIEEE Transactions on Computers, 1992
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986