Hardware synthesis from requirement specifications
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes the theory and implementation of a novel system for hardware synthesis from requirement specifications expressed in a graphical specification language called Symbolic Timing Diagrams (STD). The system can be used together with an existing formal-verification environment for VHDL leading to a novel methodology based on the combination of synthesis and formal verification. We show the feasibility of the approach and experimental results obtained with the system on the well known example of an industrial production cell, where both FPGA and ASIC hardware implementations were successfully synthesized.Keywords
This publication has 6 references indexed in Scilit:
- Formalized timing diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level modeling using extended timing diagrams - A formalism for the behavioral specification of digital hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interface controller synthesis from requirement specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transformation of timing diagram specifications into VHDL codePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating Behavior and Timing in Executable SpecificationsPublished by Elsevier ,1993
- On the synthesis of a reactive modulePublished by Association for Computing Machinery (ACM) ,1989