A 2.4 GOPS data-driven reconfigurable multiprocessor IC for DSP
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Existing hardware prototyping platforms, often based on commercial processors or FPGAs, cannot cope with the high computation requirements of complex DSP algorithms, especially those with high sampling rate and heterogeneous data-now patterns. The multiprocessor IC presented here is designed to handle these types of algorithms. The chip presented here contains 48 16 b PEs interconnected by a 2-level high bandwidth communication network.Keywords
This publication has 3 references indexed in Scilit:
- A Data-driven Architecture For Rapid Prototyping Of High Throughput Dsp AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A programmable video signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Viterbi detector including PRML and EPRMLIEEE Transactions on Magnetics, 1993