Instruction-set modelling for ASIP code generation
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- An integrated approach to retargetable code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction set definition and instruction selection for ASIPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Time-constrained code compaction for DSPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A BDD-based frontend for retargetable compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified scheduling model for high-level synthesis and code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient code generation for in-house DSP-coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP CoresProceedings of the 39th conference on Design automation - DAC '02, 1995
- Code generation using tree matching and dynamic programmingACM Transactions on Programming Languages and Systems, 1989
- Graph based retargetable microcode compilation in the MIMOLA design systemPublished by Association for Computing Machinery (ACM) ,1987
- Some Experiments in Local Microcode Compaction for Horizontal MachinesIEEE Transactions on Computers, 1981