1-V 9-bit pipelined switched-opamp ADC
- 1 January 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 36 (1) , 129-134
- https://doi.org/10.1109/4.896237
Abstract
A 9-bit 1.0-V pipelined analog-to-digital converter has been designed using the switched-opamp technique. The developed low-voltage circuit blocks are a multiplying analog-to-digital converter (MADC), an improved common-mode feedback circuit for a switched opamp, and a fully differential comparator. The input signal for the converter is brought in using a novel passive interface circuit. The prototype chip, implemented in a 0.5-/spl mu/m CMOS technology, has differential nonlinearity and integral nonlinearity of 0.6 and 0.9 LSB, respectively, and achieves 50.0-dB SNDR at 5-MHz clock rate. As the supply voltage is raised to 1.5 V, the clock frequency can be increased to 14 MHz. The power consumption from a 1.0-V supply is 1.6 mW.Keywords
This publication has 10 references indexed in Scilit:
- A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converterIEEE Journal of Solid-State Circuits, 1999
- Fully differential switched opamp with enhancedcommon mode feedbackElectronics Letters, 1998
- Active series switch for switched-opamp circuitsElectronics Letters, 1998
- A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic rangeIEEE Journal of Solid-State Circuits, 1998
- Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital convertersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
- A 1.5-V-100-μW ΔΣ modulator with 12-b dynamic range using the switched-opamp techniqueIEEE Journal of Solid-State Circuits, 1997
- A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swingIEEE Journal of Solid-State Circuits, 1997
- A 10 b, 20 Msample/s, 35 mW pipeline A/D converterIEEE Journal of Solid-State Circuits, 1995
- Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltagesIEEE Journal of Solid-State Circuits, 1994
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987