Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital converters

This publication has 19 references indexed in Scilit:

• A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques
  IEEE Journal of Solid-State Circuits, 1995
• Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques
  IEEE Journal of Solid-State Circuits, 1995
• A 10-bit pipelined switched-current A/D converter
  IEEE Journal of Solid-State Circuits, 1994
• Fully balanced CMOS current-mode circuits
  IEEE Journal of Solid-State Circuits, 1993
• Switched-current signal processing for video frequencies and beyond
  IEEE Journal of Solid-State Circuits, 1993
• Efficient circuit configurations for algorithmic analog to digital converters
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1993
• Error analysis in pipeline A/D converters and its applications
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• A 10-b 15-MHz CMOS recycling two-step A/D converter
  IEEE Journal of Solid-State Circuits, 1990
• A pipelined 5-Msample/s 9-bit analog-to-digital converter
  IEEE Journal of Solid-State Circuits, 1987
• A ratio-independent algorithmic analog-to-digital conversion technique
  IEEE Journal of Solid-State Circuits, 1984