A Workstation-Based Mixed Mode Circuit Simulator
- 1 January 1986
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 186-192
- https://doi.org/10.1109/dac.1986.1586087
Abstract
A new mixed mode simulator is described, which combines a behavioral timing simulator, a switch level simulator, and a new circuit-level simulator based upon the ADEPT timing simulation algorithm. These simulation algorithms are combined into a single, consistent, interactive MOS simulator. In addition, STAFAN fault simulation is provided at the transistor level to grade vectors to be used in the testing phase of design. In this paper, each algorithm is described as well as the interfacing required between each of the simulation methods. Several examples are presented to demonstrate the utility of the L-Simulator. Circuit simulation is performed on a wide range of CMOS counter sizes, from 2 to 32 bits, showing tremendous reductions in CPU time as compared to SPICE, without loss in accuracy. A novel multi-mode simulation facility is also introduced, further decreasing the CPU time requirements for simulation. A second example shows how the performance and area of a CMOS latch is optimized using circuit modification techniques during simulation. Finally, a 73,200 transistor design of an 8051-like CPU is simulated in behavioral, switch level, and finally in circuit/mixed modes.Keywords
This publication has 8 references indexed in Scilit:
- An Extensible Object-Oriented Mixed-Mode Functional Simulation SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Multiprocessor Implementation of Relaxation-Based Electrical Circuit SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- STAFAN: An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- MOSSIM: A Switch-Level Simulator for MOS LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- The Simulation of MOS Integrated Circuits Using SPICE2Published by Defense Technical Information Center (DTIC) ,1980
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- TEGAS2---anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logicPublished by Association for Computing Machinery (ACM) ,1972