Generalized signed-digit number systems: a unifying framework for redundant number representations
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 39 (1) , 89-98
- https://doi.org/10.1109/12.46283
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Systolic up/down counters with zero and sign detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Maximal redundancy signed-digit systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Logical design of a redundant binary adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Detection of Storage Errors in Mass Memories Using Low-Cost Arithmetic Error CodesIEEE Transactions on Computers, 1978
- Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System DesignIEEE Transactions on Computers, 1971
- Binary-compatible signed-digit arithmeticPublished by Association for Computing Machinery (ACM) ,1964
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- Significant Digit Computer ArithmeticIEEE Transactions on Electronic Computers, 1958
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951