A technique for high-speed, fine-resolution pattern generation and its CMOS implementation

This publication has 7 references indexed in Scilit:

• A 9 Gbit/s bandwidth multiplexer/demultiplexer CMOS chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• 1.16 GHz dual-modulus 1.2 μm CMOS prescaler
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A CMOS 160 Mb/s phase modulation I/O interface circuit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution
  IEEE Journal of Solid-State Circuits, 1994
• A high-performance GaAs pin electronics circuit for automatic test equipment
  IEEE Journal of Solid-State Circuits, 1993
• ULTRA-HIGH SPEED MULTIPLEXER/DEMULTIPLEXER ARCHITECTURES
  International Journal of High Speed Electronics and Systems, 1990
• A fine-line NMOS 3-Gbit/s 12 channel time-division multiplexer-demultiplexer chip set
  IEEE Journal of Solid-State Circuits, 1989