A 9 Gbit/s bandwidth multiplexer/demultiplexer CMOS chip
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 622-MHz 28:7 multiplexer/demultiplexer (MUX/DEMUX) 0.9- mu m CMOS chip has been fabricated and tested. All inputs/outputs (I/O) communicate using 100 K ECL logic levels and are single-ended. The chip is packaged in a metal QFP (quad flat pack) package and generates less than 80 mV of ground noise when all outputs switch simultaneously. The total power dissipation is 2.5 W. The device has controlled loop-back paths for system diagnostic purposes. Tests show that the chip operates at more than 740 MHz.Keywords
This publication has 3 references indexed in Scilit:
- 1 GHz CMOS 12:1 time division MUX/DEMUX pairPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated bias control (ABC) circuit for high-performance VLSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A fine-line NMOS 3-Gbit/s 12 channel time-division multiplexer-demultiplexer chip setIEEE Journal of Solid-State Circuits, 1989