AC product defect level and yield loss
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 3 (4) , 195-205
- https://doi.org/10.1109/66.61969
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Analysis of Timing Failures Due to Random AC Defects in VLSI ModulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Yield model for fault clusters within integrated circuitsIBM Journal of Research and Development, 1984
- Product Quality Level Monitoring and Control for Logic Chips and ModulesIBM Journal of Research and Development, 1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- On the Necessity to Examine D-Chains in Diagnostic Test Generation—An Example [Letter to the Editor]IBM Journal of Research and Development, 1967
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966