High-performance crossbar interconnect for a VLIW video signal processor
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A programmable Very Long Instruction Word (VLIW) Video Signal Processor (VSP) Chip is currently under development. The design of this chip provides some unique VLSI tradeoffs. The architecture requires flexible, high-bandwidth interconnect at fast cycle times. The design targets 32-64 operations per cycle at clock rates in excess of 500 MHz. A high-performance crossbar interconnect has been designed in a .25 /spl mu/m process. Novel optimizations and design choices are presented that are unique to single-chip-processor crossbars. Area and speed tradeoffs are then examined for a variety of design parameters in order to guide architectural decisions for the VLIW VSP.Keywords
This publication has 5 references indexed in Scilit:
- A single chip 64*16 broadband switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI implementation of a 256*256 crossbar interconnection networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Memory chip for 24-port global register filePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 500 MHz microprocessor with a very long instruction word architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 64x17 Non-blocking Crosspoint SwitchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988