Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation
- 1 November 1995
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Compiler code transformations for superscalar-based high-performance systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Memory bandwidth optimizations for wide-bus machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speculative disambiguation: a compilation technique for dynamic memory disambiguationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compiler transformations for high-performance computingACM Computing Surveys, 1994
- Memory access coalescingPublished by Association for Computing Machinery (ACM) ,1994
- Dynamic memory disambiguation for array referencesPublished by Association for Computing Machinery (ACM) ,1994
- Ease: an environment for architecture study and experimentationPublished by Association for Computing Machinery (ACM) ,1990
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989
- A study of scalar compilation techniques for pipelined supercomputersACM SIGARCH Computer Architecture News, 1987
- Dependence graphs and compiler optimizationsPublished by Association for Computing Machinery (ACM) ,1981