Bipolar CMOS-merged technology for a high-speed 1-Mbit DRAM
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 36 (4) , 706-711
- https://doi.org/10.1109/16.22475
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A full three-dimensional simulation on alpha-particle induced DRAM soft-errorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- High speed BiCMOS VLSI technology with buried twin well structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Performance and structures of scaled-down bipolar devices merged with CMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devicesIEEE Electron Device Letters, 1981
- High-performance transistors with arsenic-implanted polysil emittersIEEE Journal of Solid-State Circuits, 1976