Prevention of CMOS Latch-Up by Gold Doping
- 1 December 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 23 (6) , 2027-2030
- https://doi.org/10.1109/tns.1976.4328618
Abstract
A major disadvantage of bulk CMOS integrated circuits is that they can exhibit SCR behavior when exposed either to modest levels of ionizing radiation (· γ ≃ 108 rads (Si)/sec) or to an overvoltage (which is typically less than the substrate to p-well avalanche voltage). This paper discusses the successful application of gold-doping to CMOS integrated circuits to control substrate minority carrier lifetime, thus preventing latch-up. Data is presented showing the effects of the gold-doping upon junction integrity, oxide charge, surface state density, and radiation hardness. Junction arrays and split lots of a CMOS LSI circuit were fabricated to demonstrate that the gold-doped process does not reduce device yield. Data after bias-temperature stress-aging indicates that there is no statistically significant difference in the reliability between gold-doped and undoped CMOS circuits.Keywords
This publication has 7 references indexed in Scilit:
- CMOS latch-up analysis and preventionPublished by Office of Scientific and Technical Information (OSTI) ,1975
- Process Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975
- Design Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975
- Latch-Up in CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1973
- Electrical Properties of Gold at the Silicon-Dielectric InterfaceJournal of Applied Physics, 1971
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964
- Electrical Properties of Gold-Doped Diffused Silicon Computer DiodesBell System Technical Journal, 1960