Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, double gate dynamic threshold voltage (DGDT) SOI MOSFETs, which combine the advantages of DTMOS and FD SOI MOSFETs without the limitation of the supply voltage, are simulated using SOI-SPICE4.4. The threshold voltages, leakage currents and drive currents for FD SOI MOSFETs and DGDT SOI MOSFETs are compared. DGDT SOI MOSFETs show symmetric characteristics and the best I/sub on/I(off)/. Excellent DC inverter characteristics down to 0.15 V and good full adder performance at 1V are shown. The propagation delay and the average power consumption of the full adder are 0.625 ns and 11.5 /spl mu/W, respectively. It can be seen that DGDT SOI MOSFET is a good candidate for low power high performance designs.Keywords
This publication has 2 references indexed in Scilit:
- Viable deep-submicron FD/SOI CMOS design for low-voltage applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fully depleted dual-gated thin-film SOI P-MOSFETs fabricated in SOI islands with an isolated buried polysilicon backgateIEEE Electron Device Letters, 1996