Program Behavior and the Performance of Interleaved Memories
- 1 March 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (3) , 191-199
- https://doi.org/10.1109/TC.1979.1675319
Abstract
One of the major factors influencing the performance of an interleaved memory system is the behavior of the request sequence, but this is normally ignored. This paper examines this issue. Using trace driven simulations it is shown that the commonly used assumption, that each request is independently and equally likely to be to any module, is not valid. The duality of memory interference with paging behavior is noted and this suggests the use of the least-recently used stack model to model program behavior. Simulations indicate that this model is reasonably accurate. An accurate, though approximate, expression for the bandwidth is derived based upon this model.Keywords
This publication has 12 references indexed in Scilit:
- On the Effective Bandwidth of Parallel MemoriesIEEE Transactions on Computers, 1977
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976
- Activity in an Interleaved MemoryIEEE Transactions on Computers, 1975
- Analysis of Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1975
- Anaysis of interleaved memory systems using blockage buffersCommunications of the ACM, 1975
- Cache-based Computer SystemsComputer, 1973
- Principles of Optimal Page ReplacementJournal of the ACM, 1971
- On memory system designPublished by Association for Computing Machinery (ACM) ,1970
- Effects of storage contention on system performanceIBM Systems Journal, 1969
- A study of replacement algorithms for a virtual-storage computerIBM Systems Journal, 1966