Clock suppression techniques for synchronous circuits
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (10) , 1547-1556
- https://doi.org/10.1109/43.256930
Abstract
A clock suppression based technique that takes advantage of the higher abstraction level provided by synchronous design techniques to improve logic simulation performance was given by the authors (see Proc. IEEE Int. Conf. on Comput. Aided Des. Integr. Circuit Syst., pp.62-65, 1990). Here, the authors elaborate on those techniques and present extensions that can offer an average performance increase of over 5× and a peak performance increase of over 10× that of a conventional logic simulator. The viability of the approach is shown by presenting results from switch-level simulations of large industrial examples. It is shown that because clock suppression based techniques are CPU-bound, they can take advantage of the recent explosive growth of CPU performanceKeywords
This publication has 14 references indexed in Scilit:
- Clock event suppression algorithm of VELVET and its application to S-820 developmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 100 MHz macropipelined CISC CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 200 MHz 64 b dual-issue CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Static charge decay analysis of MOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Periodic signal suppression in a concurrent fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- XREF coupling: capacitive coupling error checkerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System, process, and design implications of a reduced supply voltage microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Race detection for two-phase systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Boolean Analysis of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987