The performance of counter- and correlation-based schemes for branch target buffers
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 44 (12) , 1383-1393
- https://doi.org/10.1109/12.477244
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Alternative Implementations of Two-Level Adaptive Branch PredictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- The Alpha AXP architecture and 21064 processorIEEE Micro, 1993
- Branch target buffer design and optimizationIEEE Transactions on Computers, 1993
- Improving the accuracy of dynamic branch prediction using branch correlationPublished by Association for Computing Machinery (ACM) ,1992
- Strategies for branch target buffersPublished by Association for Computing Machinery (ACM) ,1991
- SPEC benchmarks and competitive resultsACM SIGMETRICS Performance Evaluation Review, 1990
- Cache performance of the integer SPEC benchmarks on a RISCACM SIGARCH Computer Architecture News, 1990
- Comparing software and hardware schemes for reducing the cost of branchesACM SIGARCH Computer Architecture News, 1989
- A case for direct-mapped cachesComputer, 1988